2

3

5

6

WHAT IS CLAIMED IS:

1	A 1 .	. 1 1.
	A device	including:
٨.	A GOVICO	moruumg.

a Network Processor Complex Chip including a plurality of co-processors executing programs that forward frames or hardware assist functions that performs operations like table searches, policing and counting;

a Data Flow Chip operatively coupled to the Network Processor Complex Chip, said Data Flow Chip including at least one port to receive/transmit data and circuit arrangement that sets the at least one port into switch mode and/or line mode; and a Scheduler Chip operatively coupled to the Data Flow Chip, said Scheduler Chip scheduling frames to meet predetermined Quality of Service commitments.

- 2. The device of Claim 1 further including a first memory operatively coupled to the Network Processor Complex Chip, a second memory operatively coupled to the Data Flow Chip and a third memory operatively coupled to the Scheduler Chip.
- 3. A device including:

an ingress section and an egress section symmetrically arranged, said ingress section and said egress section each including

Network Processor Complex Chip having a plurality of co-processors programmed to execute code that forwards network traffic;

a Data Flow Chip operatively coupled to the Network Processor Complex Chip;

11
1
2
11
12
13

14

15

7

8

9

10

said Data Flow Chip having at least one port and circuitry to configure said port into a
switch mode or a line mode; and

a Scheduler Chip operatively coupled to said Data Flow Chip, said Scheduler Chip including circuits that schedule frames to meet predetermined Quality of Service commitments.

4. A device including:

an ingress section;

an egress section symmetrically arranged to said ingress section wherein said ingress section includes a First Data Flow Chip having at least a first input port and a first output port;

a First Network Processor Complex Chip operatively coupled to said Data Flow Chip;

a First Scheduler Chip operatively coupled to said Data Flow Chip; and said egress section including a second Data Flow Chip having at least a second output and a second input;

a second Network Processor Chip operatively coupled to said Second Data Flow Chip;

a second Scheduler Chip operatively coupled to the Second Data Flow Chip; and communication media that wraps the Second Data Flow Chip to the First Data Flow Chip.

1
2
3
4
u
5
:6
7
int
8
9
10

11

12

13

14

- The device of Claim 4 further including a Switch interface operatively coupled to the first
 output port and the second input port.
- The device of Claim 4 further including a line interface operatively coupled to the first
 input port and the second output port.
 - 7. A device including:

an ingress section; and

an egress section symmetrically arranged to said ingress section wherein said ingress section includes a First Data Flow Chip having at least a first input port and a first output port;

a First Network Processor Chip operatively coupled to said Data Flow Chip;
a First Scheduler Chip operatively coupled to said Data Flow Chip; and
said egress section including a second Data Flow Chip having at least a second
output port and a second input port;

a second Network Processor Chip operatively coupled to said Second Data Flow Chip;

a second Scheduler Chip operatively coupled to the Second Data Flow Chip; communication media that wraps the Second Data Flow Chip to the First Data Flow Chip;

15		a first interface operatively coupled to the first output port and the second input
16		port; and
17		a second interface operatively coupling the first input port and the second output
18		port.
1	8.	A network device including:
2	0.	a switch fabric and
3		a plurality of Network Processors connected in parallel to said switch fabric
4		wherein each of the Network Processors including
5		an ingress section;
6		an egress section symmetrically arranged to said ingress section wherein said
		ingress section including a First Data Flow Chip having at least a first input port and a
		first output port;
8 5 10 11		a First Network Processor Complex Chip operatively coupled to said first Data
10		Flow Chip;
= 11		a First Scheduler Chip operatively coupled to said Data Flow Chip; and
12		said egress section including a second Data Flow Chip having at least a second
13		output port and a second input port;
14		a second Network Processor Chip operatively coupled to said Second Data Flow
15		Chip;
16		a second Scheduler Chip operatively coupled to the Second Data Flow Chip;

17		communication media that wraps the Second Data Flow Chip to the First Data
18		Flow Chip;
19		a first interface operatively coupled to the first output port and the second input
20		port; and
21		a second interface operatively coupling the first input port and the second output
22		port.
1	9.	A Network Processor including:
2 [a Network Processor Complex Chip having a plurality of co-processors;
3		a memory operatively connected to said Network Processor; and
		a Data Flow Chip operatively coupled to said Network Processor Chip, said Data
<u>\$</u>		Flow Chip including at least an output port, an input port; and
		control mechanism that sets at least the input port or the output port into a switch
6		mode or a line mode.
ıñ.		